UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE                     | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO.   | CONFIRMATION NO. |
|-----------------|---------------------------------|----------------------|-----------------------|------------------|
| 10/590,087      | 08/21/2006                      | Woflgang Fey         | AP 10889              | 4162             |
|                 | 7590 03/29/201<br>L TEVES, INC. | 2                    | EXAMINER              |                  |
| ONE CONTINI     | ENTAL DRIVE                     |                      | AHMED, ENAM           |                  |
| AUBURN HILI     | LLS, MI 48326-1581              |                      | ART UNIT PAPER NUMBER |                  |
|                 |                                 |                      | 2112                  |                  |
|                 |                                 |                      |                       |                  |
|                 |                                 |                      | MAIL DATE             | DELIVERY MODE    |
|                 |                                 |                      | 03/29/2012            | PAPER            |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

|  | Application No.  | Applicant(s)         |                |  |  |  |
|--|--|----------------------|----------------|--|--|--|
| Office Action Commence   | 10/590,087   | FEY ET AL.           |                |  |  |  |
| Office Action Summary  | Examiner   | Art Unit             |                |  |  |  |
|  | ENAM AHMED   | 2112                 |                |  |  |  |
| The MAILING DATE of this communication app<br>Period for Reply   | ears on the cover sheet with the c   | orrespondence ad     | ldress         |  |  |  |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). |  |                      |                |  |  |  |
| Status   |  |                      |                |  |  |  |
| 1) Responsive to communication(s) filed on 29 De   | ecember 2011.  |                      |                |  |  |  |
|  | action is non-final.   |                      |                |  |  |  |
| 3) An election was made by the applicant in response   |  | set forth during the | e interview on |  |  |  |
| ; the restriction requirement and election   | ·  | -                    |                |  |  |  |
| ·  | 4) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is |                      |                |  |  |  |
| closed in accordance with the practice under E   | x parte Quayle, 1935 C.D. 11, 45   | 3 O.G. 213.          |                |  |  |  |
| Disposition of Claims  |  |                      |                |  |  |  |
| 5) Claim(s) <u>25-47</u> is/are pending in the application   | L.   |                      |                |  |  |  |
| 5a) Of the above claim(s) is/are withdraw  |  |                      |                |  |  |  |
| 6) Claim(s) is/are allowed.  |  |                      |                |  |  |  |
| 7) Claim(s) <u>25-47</u> is/are rejected.  |  |                      |                |  |  |  |
| 8) Claim(s) is/are objected to.  | •  |                      |                |  |  |  |
|  | _  |                      |                |  |  |  |
| Application Papers   |  |                      |                |  |  |  |
| 10) The specification is objected to by the Examiner.  |  |                      |                |  |  |  |
| 11) The drawing(s) filed on is/are: a) acce  |  | Examiner.            |                |  |  |  |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  |  |                      |                |  |  |  |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).   |  |                      |                |  |  |  |
| 12) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.   |  |                      |                |  |  |  |
| Priority under 35 U.S.C. § 119   |  |                      |                |  |  |  |
| 13) Acknowledgment is made of a claim for foreign  | priority under 35 U.S.C. § 119(a)  | -(d) or (f).         |                |  |  |  |
| a) ☐ All b) ☐ Some * c) ☐ None of:   |  |                      |                |  |  |  |
| 1. Certified copies of the priority documents have been received.  |  |                      |                |  |  |  |
| 2. Certified copies of the priority documents have been received in Application No   |  |                      |                |  |  |  |
| 3. Copies of the certified copies of the priority documents have been received in this National Stage  |  |                      |                |  |  |  |
| application from the International Bureau (PCT Rule 17.2(a)).  |  |                      |                |  |  |  |
| * See the attached detailed Office action for a list of the certified copies not received.   |  |                      |                |  |  |  |
|  |  |                      |                |  |  |  |
| Attachment(s)  |  |                      |                |  |  |  |
| 1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  |  |                      |                |  |  |  |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date  Notice of Informal Patent Application  |  |                      |                |  |  |  |
| Paper No(s)/Mail Date  | 6) Other:  | - •<br>              |                |  |  |  |

<u>Final</u>

Page 2

This office action is in reply to applicant's amendment filed on 12/29/11.

Response to applicant's arguments

The applicant's arguments have been fully considered, however are not found persuasive.

Response to applicant's remarks

With respect to claims 25, 39 and 41, the applicant argues figure 80 of the cited reference discloses only a single processor (CPU). Nothing in the disclosure of Shipton describes or implies that the CPU includes multiple processor cores, nor is such a feature inherent in processors.

The Examiner respectfully disagrees with the statement, and points to paragraph [1664], where the Shipton reference teaches two identical LSS master units which generate signaling protocols on the two LSS buses, as well as interrupts to the CPU. Further in paragraph. [1680], it is also stated that the LSS master unit is instantiated for both LSS bus "0" and LSS bus "1", wherein it controls transactions on the LSS bus by means of the state machine. A processor or processor cores are used to control other functions of a machine, and it is clear that these two LSS master units are acting as processor cores in order to carry out other functions of the

machine, such as signal protocols and interrupts. Thus, the Shipton reference teaches sending a pair of logically complementary error signals from respective first and second independent processor cores to at least one further component ([1664] and [1680]).

## 35 U.S.C. 102

a. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 25-47 are rejected under 35 U.S.C. 102(e) as being unpatentable over Shipton et al. (Pub. No. 2006/0052962).

With respect to claim 25, the Shipton et al. reference teaches sending a pair of logically complementary error signals from respective first and second independent processor cores to at least one further component (2) ([1664] and [1680]) and ([1666], [1521], [1565] with fig. 63A, CPU – error signals such as cpu\_rwn and cpu\_acode are sent to configuration registers – signals such as Ccpu\_time\_sel, cpu\_rwn and cpu\_acode are the complimentary signals being sent from the CPU. These error signals are being sent together in parallel due to the fact that the CPU

detects some inconsistency with the information being provided, and needs more accurate data, so in order to determine the more accurate data, it sends signals which are alike or complimentary in some way to the configuration registers to derive the accurate data); and evaluating the error signals in the at least one further component when each of the error signals has maintained its respective logic state for at least a minimum pulse length (see fig. 63A, Timing Pulse Generator and [1581] – After the configuration registers receive the error signals such as cpu\_adr, cpu\_time\_sel and cpu\_rwn, they are processed within the configuration registers and then signals such as free\_run\_wen and timer\_start\_value are sent to the timing pulse generator in addition to also writing data as seen in the figure, wherein the timing pulse generator compares the signals with the built-in free running counter to determine time elapsed between events at system clock accuracy and re-sends signals such as free\_run\_cnt and pulse\_timer\_status to the configuration registers based on the error signals. Further, it is also mentioned that the free running counter can also be used as an input source in low-security random number generator).

With respect to claim 26, the Shipton et al. reference teaches wherein the further component is a mixed-signal module (see fig. 63A, Timing Pulse Generator).

With respect to claim 27, the Shipton et al. reference teaches wherein in the event of a sequence of pulses on at least one of the error signals with a distance between the pulses that is smaller than the minimum pulse length, the time of the sequence of pulses output over the a

respective one of the error signals is extended with respect to the actual pulse sequence time ([3237]).

With respect to claim 28, the Shipton et al. reference teaches comprising filtering the error signals ([1524]).

With respect to claim 29, the Shipton et al. reference teaches wherein at least one watchdog time window (17) is predetermined in the integrated circuit or in the further component (2), within which at least one artificially produced error signal or error signal pattern is generated and tested so that the error detection circuits become self-testable (see fig. 63A, Watchdog timer - also see wdog\_wen and wdog\_time\_cnt).

With respect to claim 30, the Shipton et al. reference teaches wherein the watchdog time window (17) has a delay time TWindowDelay, and the time window, in which at least one error signal or error signal pattern is expected, remains open until the expiry of the delay time TWindowDelay (see fig. 63A, Watchdog timer – see wdog\_time\_thres).

With respect to claim 31, the Shipton et al. reference teaches wherein the delay time TWindowDelay is longer than a filter time TFilter of filter(s) (7, 7') processing the error signals ([1524]).

With respect to claim 32, the Shipton et al. reference teaches wherein the time window TWindowDelay is set in the further component (2) by way of an interface (5) connected to at least one microprocessor chip or multiple processor uc (see fig. 63A, Generic Timers).

With respect to claim 33, the Shipton et al. reference teaches wherein a condition TWindowDelay is satisfied in excess of the filter time TFilter ([1524]).

With respect to claim 34, the Shipton et al. reference teaches wherein the delay TWindowDelay approximately corresponds to twice the time TFilter ([1524]).

With respect to claim 35, the Shipton et al. reference teaches extending durations of pulses on the error signals ([3237]).

With respect to claim 36, the Shipton et al. reference teaches wherein a test of the error signals (3, 4) is performed with the aid of an interface (5) (see fig. 63A, Timing Pulse Generator).

With respect to claim 37, the Shipton et al. reference teaches wherein the error signals are filtered by filters (7, 7') with a defined filter time TFilter ([1524]).

With respect to claim 38, the Shipton et al. reference teaches wherein the pulse width TMin is set to a value of at least 30 nanoseconds approximately ([3237]).

With respect to claim 39, the Shipton et al. reference teaches at least one microprocessor chip or multiple processor microcontroller (1) or microprocessor module ([1664] and [1680]) and (see fig. 63A, CPU); at least one additional separate component (2) having separately arranged power elements (see fig. 63A, Configuration Registers); and one or more pulse extending devices or signal delaying devices for outputting error pulses (6, 6') one after another through at least one error line (3, 4) (see fig. 63A, Timing Pulse Generator). See detailed explanation in claim 25 above.

With respect to claim 40, the Shipton et al. reference teaches one or more filters (7, 7') for filtering the error pulses transferred through the error lines (3, 4) ([1524]).

With respect to claim 41, the Shipton et al. reference teaches at least one microprocessor chip or multiple processor microcontroller (1) ([1664] and [1680]) and (see fig. 63A, CPU); at least one additional component (2) having separately arranged power elements, wherein a complementary pair of error signals transferred between the at least one microprocessor chip or multiple processor .mu.C (1) and the at least one additional component (2) (see fig. 63A, Configuration Registers – the registers receive the error signals from the CPU); and FILTERS for filtering error pulses (6, 6') through associated ones of the error signals (see fig. 63A, Timing Pulse Generator). See detailed explanation in claim 25 above.

With respect to claim 42, the Shipton et al. reference teaches wherein each filter (7, 7') is configured as a digital forward/backward counter ([3237]).

With respect to claim 43, the Shipton et al. reference teaches wherein the chips or components are interconnected by at least one bus (5) and at least one error line (3, 4) (see fig. 63A, CPU).

With respect to claim 44, the Shipton et al. reference teaches wherein the circuit includes hardware test structures, with the aid of which a test of the at least one error line (3, 4) can be performed using an interface (5) (see fig. 63A).

With respect to claim 45, the Shipton et al. reference teaches wherein the microprocessor chip (1) or the additional component comprises at least one watchdog window circuit (50) (see fig. 63A, Watchdog timer).

With respect to claim 46, the Shipton et al. reference teaches wherein the watchdog window circuit (50) predefines a watchdog time window (17), and the watchdog time window (17) has a delay time TWindowDelay, and the time window, in which at least one error signal or error signal pattern is expected, remains open until the expiry of the delay time TWindowDelay (see fig. 63A, Watchdog timer – see wdog\_time\_thres).

With respect to claim 47, the Shipton et al. reference teaches wherein the delay time TWindowDelay is longer than the filter time TFilter of the filter(s) (7, 7') processing the error signal(s) of the at least one error line (3, 3') ([1524]).

## Conclusion

1. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Enam Ahmed whose telephone number is 571-270-1729. The examiner can normally be reached on Mon-Fri from 8:30 A.M. to 5:30 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Scott Baderman, can be reached on 571-272-3644.

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/590,087 Page 10

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EΑ

3/5/12

/Scott T Baderman/

Supervisory Patent Examiner, Art Unit 2114